

## REFERENSI

- [1] Intel, “Intel Expands Mobile Leadership, Brings Enthusiast Performance to Thin-and-Light Laptops.” Accessed: Oct. 02, 2023. [Online]. Available: <https://www.intel.com/content/www/us/en/newsroom/news/enthusiast-performance-thin-light-laptops.html>
- [2] “Apa Itu *Cache*? Pengertian *Cache*, Manfaat, dan Jenis-Jenisnya.” Accessed: Nov. 09, 2023. [Online]. Available: <https://www.hostinger.co.id/tutorial/apa-itu-cache>
- [3] K. Hamad Alkhamisi, “*Cache* Coherence issues and Solution: A Review, International Journal of Information Systems and Computer Technologies,” Online, jeddah, Saudi Arabia, Jul. 2022. doi: <https://doi.org/10.58325/ijisct.001.02.0030>.
- [4] H. Choi and S. Park, “Learning Future Reference Patterns for Efficient *Cache* Replacement Decisions,” *IEEE Access*, vol. 10, pp. 25922–25934, 2022, doi: 10.1109/ACCESS.2022.3156692.
- [5] Q. Zheng, T. Yang, Y. Kan, X. Tan, J. Yang, and X. Jiang, “On the Analysis of *Cache* Invalidation with LRU Replacement,” *IEEE Transactions on Parallel and Distributed Systems*, vol. 33, no. 3, pp. 654–666, Mar. 2022, doi: 10.1109/TPDS.2021.3098459.
- [6] F. Hassani, “Implementation of the Metal Privileged Architecture,” Waterloo, Ontario, Canada, 2020.
- [7] S. Febriani, N. Bogi, A. Karna, R. Nugraha, and S. Pd, “Analisis Performansi Enkripsi pada Prosesor Intel dengan Arsitektur X86,” 2020.
- [8] D. Ramtane and S. Kumar, “*Cache* Replacement and Allocation Technology in Multicore System: A study of Security Issue,” Raipur, Chhattisgarh, India., May 2020. doi: 10.5958/2321-581X.2020.00018.5.
- [9] Sonia, A. Alsharef, P. Jain, M. Arora, S. R. Zahra, and G. Gupta, “*Cache* memory: An analysis on performance issues,” in *Proceedings of the 2021 8th International Conference on Computing for Sustainable Global Development, INDIACom 2021*, Institute of Electrical and Electronics Engineers Inc., Mar. 2021, pp. 184–188. doi: 10.1109/INDIACom51348.2021.00033.
- [10] W. Xiong, S. Katzenbeisser, and J. Szefer, “Leaking Information Through *Cache* LRU States in Commercial Processors and Secure *Caches*,” 2021. doi: <https://doi.org/10.1109/TC.2021.3059531>.
- [11] Y. Wang, Y. Yang, C. Han, L. Ye, Y. Ke, and Q. Wang, “LR-LRU: A PACS-Oriented Intelligent *Cache* Replacement policy,” *IEEE Access*, vol. 7, pp. 58073–58084, 2019, doi: 10.1109/ACCESS.2019.2913961.
- [12] J. Tada, “A *Cache* Replacement policy with Considering Global Fluctuations of Priority Values,” Yonezawa, Yamagata, 992-8510, Japan, May 2019. doi: [https://doi.org/10.15803/ijnc.9.2\\_161](https://doi.org/10.15803/ijnc.9.2_161).
- [13] P. Vila, A. Abel, M. Guarnieri, B. Köpf, and J. Reineke, “Flushgeist: *Cache* Leaks from Beyond the Flush,” May 2020, doi: <https://doi.org/10.48550/arXiv.2005.13853>.

- [14] V. Desalphine, S. Dashora, L. Mali, K. Suhas, A. Raveendran, and D. Selvakumar, *Novel Method for Verification and Performance Evaluation of a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order RISC-V Superscaler Processor on FPGA*. <https://ieeexplore.ieee.org/xpl/conhome/9184154/proceeding>, 2020. doi: 10.1109/VDAT50263.2020.9190377.